An novel thin layer SOI carrier-stored (CS) trench lateral insulated gate bipolar transistor (TLIGBT) with diode-clamped P-shield layer is proposed. The potential of the P-shield layer is clamped by two series-connected diodes. Therefore, the reverse voltage is sustained by the P-shield/Ndrift junction rather than the P-base/CS junction during the off-state. Thus, the doping concentration of the carrier-stored layer (N cs ) can be significantly improved without compromising the breakdown voltage. Hence, an ultra-low on-state voltage drop (V on ) can be obtained. Besides, the two series-connected diodes clamp the drain-to-source voltage of the intrinsic n-MOS in the TLIGBT, which leads to an ultra-low saturation current and improves the short-circuit withstand capability. The simulation results indicate that the turn-off loss (E off ) at V on = 1.37 V is reduced by 28.8% and 21% compared with those of the conventional carrier-stored LIGBT A and LIGBT B, respectively. Moreover, the saturation current density is reduced by over 53.3% and the short circuit withstand time is improved by more than 2 times than those of the conventional and state-of-the-arts.
I. INTRODUCTION
Lateral Insulated Gate Bipolar Transistor (LIGBT) based on SOI is an attractive device for power ICs due to its high input impedance, low on-state voltage drop, and superior isolation [1] - [7] . Reports have shown that LIGBTs with thin SOI substrates achieve faster switching speed than thick SOI counterparts [8] and are easy to manufacture [9] . To obtain a better performance of LIGBT, N-type carrier-storied layer (CS layer, CSL) at the emitter side is introduced [10] . This is because the CS layer acts as a hole barrier which prevents holes from flowing into P-base region. Thus, more carriers will accumulate at the emitter side and the emitter injection is enhanced. Usually, with the increase of the doping concentration of the CSL (N cs ), a lower on-state voltage drop (V on ) can be obtained. During the turning-off process, the excessive carriers at the emitter side can be swept out quickly by the high electric filed. Thus, a better trade-off between V on and turn-off loss (E off ) can be obtained.
However, the breakdown voltage (BV) decreases with the increasing N cs , which limits the further improvements of the device's performances [10] , [11] . To break the limitation for N CS , a poly-silicon diode-clamped IGBT is proposed [12] . In this paper, the authors propose a novel diode-clamped trench LIGBT (TLIGBT) with P-shield region to shield the potential of the CSL. The proposed TLIGBT is processcompatible with conventional TLIGBT based on thin layer SOI technique. Consequently, the N CS is increased up to 1×10 19 cm −3 without causing any pre-breakdown. Thus, a better trade-off between V on and E off is obtained. Moreover, due to the novel shielding structure, the saturation current density is also reduced resulting in an improved short circuit withstand time.
II. STRUCTURE AND MECHANISM OF PROPOSED TLIGBT
The schematic views of the proposed TLIGBT is shown in Fig. 1(a) . Fig. 1(b) shows the sectional view of the proposed TLIGBT along AA' in Fig. 1(a) . The proposed one has two series-connected diodes and a P-shield region (formed by the P-base doping) at the emitter side. The two diodes are isolated by the trench gate. The P-shield region is connected to the anode of the series-connected diodes. Both planar and trench gate are used in the proposed structure. The trench gate divides the P-base region into four regions, one of the regions is to form the P-base of the n-MOS. The rest regions are used for the diodes and the P-shield region as shown in Fig. 1(a) . A heavily doped N-type CSL is implemented between the P-base and the N-drift region as shown in Fig. 1(a) . The linearly graded doping profile is employed to realize a high breakdown voltage [5] , [13] , [14] in the proposed and the conventional structures. Two conventional LIGBTs, shown in Fig. 1 (c) and Fig. 1(d) , are designed for comparison. The optimized key parameters for the three structures are shown in Table 1 . As comparison, the conventional structure A (Con. A) is a normal two-dimensional planar gate LIGBT with CSL. The conventional structure B (Con. B) is a tridimensional structure without the P-shield region and the two series-connected diodes.
During the off-state, with the increase of the collector voltage (V CE ), the voltage potential of P-shield region (V p ) increases. When V p ≈ 1 V, the series-connected diodes will turn on to conduct the hole leakage current (Since the leakage current is very low, the diodes do not need to be fully turned on at about 1.4 V) and V p will be clamped at about 1 V. The further increased V CE will be sustained by the reverse biased P-shield/N-drift junction and the voltage potential of CLS barely increases with the collector voltage, which ensures that the pre-breakdown does not occur at the P-base/CSL junction. Therefore, the N cs is not limited by the breakdown voltage.
During the on-state, when V CE < 2.1 V, V p < 1.4 V (the turn-on voltage of the two series-connected diodes). Under this condition, most of the hole current flowing from the collector can only flow into the emitter through the CSL. Due to the hole barrier caused by the heavily doped CSL, a large amount of holes will be stored near the CSL which enhances the electron injection from emitter. Therefore, the conduc- tivity modulation effect near the CSL is enhanced, and V on is reduced. When V CE > 2.1 V, V p > 1.4 V, the two series connected diodes turn on and most of the hole current will flow through the extra path formed by the P-shield and the two series-connected diodes to the emitter electrode. Then, V p is clamped at about 1.4 V. Consequently, the potential of the CSL is shielded by the P-shield layer and is clamped at a low value by the n-channel. That is the drain-to-source voltage of the n-MOS consisting of N + emitter, P-base and CSL is clamped at a low value. Therefore, an ultra-low saturation current density can be obtained for the proposed TLIGBT. Fig. 2 compares the breakdown characteristics of the three structures. It shows that the breakdown voltage of the three structures are nearly the same under the conditions as labelled in Fig. 2 . The proposed one can reach the same BV as Con. A and Con. B even though its N CS has reached 1×10 19 cm −3 . Fig. 3 shows the relationship between BV and N cs for the Con. A, Con. B and the proposed one. The BVs of Con. A and Con. B begin to decrease when N cs exceeds 1×10 16 cm −3 . The BV of Con. A decreases more dramatically than that of the Con. B due to lack of trench gate. The trench gate serves as the shielding structure of electric field for the CSL [11] in the Con. B. However, the main reverse voltage is still sustained by the P-base/CSL junction. Therefore, the N CSL for the Con. B can not be heavily doped. While thanks to the introduced shielding structure consisting of the P-shield and series connected diodes, the BV of the proposed one remains constant even when N cs = 1 × 10 19 cm −3 . The BV of Con. A and Con. B equals to that of the proposed one when N cs ≈ 2.4 × 10 16 cm −3 and N cs = 1 × 10 16 cm −3 , respectively. Therefore, in the following sections, the N CS for Con. A and Con. B is set to 2.4×10 16 cm −3 and N cs = 1 × 10 16 , respectively. Fig. 4 compares the electric field distributions of the Con. B and the proposed TLIGBT at breakdown. It shows that for the Con. B LIGBT, when N cs = 1×10 16 cm −3 , the peak electric field occurs at the corner of the trench gate with BV = 338 V as shown in Fig. 4(a) . When N cs = 3×10 16 cm −3 , the peak electric field occurs at the edge of the planar gate with BV = 332 V as shown in Fig. 4(b) , due to that the CSL become harder to be depleted and the potential of the CSL is higher. When N cs = 5×10 16 cm −3 , the peak electric field near the planar gate become even worse as shown in Fig. 4 (c) due to the potential of the CSL is even higher and the BV of Con. B decreases to 316 V. While, for the proposed TLIGBT with BV = 338 V, even N cs is heavily doped up to 1×10 19 cm −3 , the peak electric field at the junction of P-base/CSL is only 4.85×10 5 V/cm which is less than what is in the Con. B with N cs = 5×10 16 cm −3 . This demonstrates the potential shielding effect of the P-shield and series-connected diodes. Fig. 5 shows the forward conducting characteristics of the three structures at different temperature with the same P + collector doping concentration (N P−collector ) of 2×10 18 cm −3 . The V on with J CE = 100 A/cm 2 is 1.43 V, 1.69 V and 1.75 V for the proposed TLIGBT, Con. B and Con. A, respectively, at the temperature of 300 K. Fig. 6 shows the hole density distributions (along y = −1 µm and z = 0.1 µm for the Con. B and the proposed one or y = −1 µm for the Con. A) at J CE = 100 A/cm 2 . Although the N CS of Con. A is higher than that of the Con. B, the hole density at the emitter side of the Con. B is slightly higher than that of the Con. A due to that the extra trench gate in the Con. B helps enhanced the emitter injection. The proposed one shows the highest hole density due to the heavily doped CSL which provides a higher barrier for the holes at the emitter side. Thus, the V on of the proposed one is reduced without sacrificing too much turning-off loss [15] . Consequently, a better trade-off between V on and E off can be obtained.
III. SIMULATION RESULTS AND DISCUSSION A. OFF-STATE CHARACTERISTICS

B. ON-STATE CHARACTERISTICS
The output curves for different LIGBTs are illustrated in Fig. 7 . Thanks to the shielding structure which clamps the drain-to-source voltage of the n-MOS at high collector voltage. The proposed TLIGBT with the heaviest N cs shows a much lower saturation current density than those of the Con. A and Con. B under different temperatures. Fig. 7 also reveals that no latch-up happens in the proposed one which indicates a larger Forward Biased Safe Operation Area (FBSOA). The reasons will be explained in Fig. 8 . Fig. 7 shows that under the same collector voltage of 150 V, the current density of the proposed TLIGBT is reduced by about 53.3% compared with that of the Con. A and Con. B. Fig. 8 shows the hole current distributions under the saturation condition with V CE = 150 V. It shows that the hole current in the Con. B flows into the P-base region through the CSL which causes the potential of the CSL to rise. On the contrary, most of the hole current in the proposed TLIGBT is collected by the P-shield layer and flows into the emitter electrode through the series-connected diodes. Since less hole current flows across the CSL, the voltage drop across CSL (about 3 V) is much lower than that of the Con. B (about 9 V), which is demonstrated in Fig. 9 . This explains why the proposed TLIGBT has a lower saturation current density. Moreover, since most of the hole current flows through the two series-connected diodes as shown in Fig. 8(b) , the hole current flowing under the N + emitter to cause the forward-bias of the P-base/N+ junction is negligible. Therefore, no latch-up occurs in the proposed one. The current increases dramatically when V CE is over 388 V due to avalanche breakdown. In contrast, latch-up in the Con. A and Con. B occurs at lower V CE as shown in Fig. 7 . This is because all the hole current will flow under the N + emitter which causes the forward-biase of the P-base/N + junction. With the increase of temperature, the resistance of the Pbase region under the N + emitter increases leading to earlier latch-up as shown in Fig. 7 . The reason why latch-up in the Con. A occurs at a lower V CE is that the trench gate in the Con. B changes the distribution of hole current which causes a local high density in the P-base near the trench. Fig. 10 illustrates the turning-off curves for the Con. A, Con. B and the proposed TLIGBT under the same V on (about 1.37V). It shows that the turn-off delay time of the proposed TLIGBT is a little larger than those of the Con. A and Con. B due to the enhanced emitter injection. While, the current fall time of the proposed one is much smaller than that of the Con. A and Con. B. Due to the reduced collector hole injection, the current fall time of the proposed one is reduced from 80.7 ns and 66.5 ns to 41.5 ns compared with the Con. A and Con. B, respectively. Fig. 11 compares the trade-off between the V on and E off for different LIGBTs. It shows that the E off of the proposed one with N cs = 1×10 19 cm −3 is reduced by about 28.8% and 21% compared with those of the Con. A and Con. B. Moreover, the proposed one exhibits a better tradeoff between V on and E off than those of the recently reported data [11] , [16] . Fig. 12 compares the short-circuit withstand capability of different LIGBTs. The series-connected diodes divert most of the hole current to emitter electrode, which results in a lower saturation current for the proposed TLIGBT. Therefore, the P-base/N + junction at the emitter is harder to be forward biased, which delays the occurrence of latchup phenomenon and improves the latch-up immunity in the proposed TLIGBT. Simulation results reveal that the short-circuit withstand time of the proposed one has been improved to 4.60 µs compared with 2.20 µs and 1.75 µs for the conventional carrier-stored planar gate LIGBT and the conventional carrier-stored trench LIGBT, respectively. Fig. 13 shows the feasible key manufacturing processes for the proposed TLIGBT. In step (a), the linearly doped profile is formed by phosphorus implantation in the Ndrift region [13] . In step (b) and (c), phosphorus and boron implantation are implemented to form CSL, N-buffer and Pbase region, respectively. Then, trench and planar gates are formed in step (d). Afterwards, the implantations are activated and driven-in at high temperature as shown in step (e). Finally, the ohmic contact and P-collector regions are formed as shown in step (f).
C. TRANSIENT CHARACTERISTICS
IV. CONCLUSION
A novel thin layer SOI carrier-stored trench LIGBT with diode-clamped P-shield layer is proposed and verified by TCAD simulation. Due to the diode-clamped P-shield layer, the doping concentration limitation for the carrier stored layer by breakdown voltage is broken and the doping concentration of the carrier-stored layer is improved up to 1×10 19 cm −3 . Thus, the emitter injection is significantly enhanced. The simulation results indicate that under the same breakdown voltage, the saturation current of the proposed TLIGBT is reduced by over 53.3%. Besides, the turningoff loss of the proposed one is reduced by 21% and 28.8% compared with those of the conventional carrierstored planar gate LIGBT and the conventional carrier-stored trench LIGBT, respectively. The short-circuit withstand time is improved by more than two times than those of the conventional and state-of-the-arts.
